FORM PTO-892 (REV. 2-92)	U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE	SERIAL NO.	GROUP ART UNIT	ATTACHMENT TO PAPER NUMBER
NOTICE OF REFERENCES CITED		10-072,843	2817	4
		APPLICANT(S) Sutardja		

U.S. PATENT DOCUMENTS

*		DOCUMENT NO.	DATE	NAME	CLASS	SUB-CLASS	FILING DATE IF APPROPRIATE
	A	[redacted]					
	B	6122131	9-19-2000	Jeppson	360	77.02	
	C						
	D						
	E						
	F						
	G						
	H						
	I						
	J						
	K						

FOREIGN PATENT DOCUMENTS

*		DOCUMENT NO.	DATE	COUNTRY	NAME	CLASS	SUB-CLASS	PERTINENT SHTS. DWG	PERTINENT PP SPE
	L	06175	3-4-1994	Japan	Matsuyama et al.	330	308		
	M								
	N								
	O								
	P								
	Q								

OTHER REFERENCES (Including Author, Title, Date, Pertinent Pages, Etc.)

R You et al. "A multistage amplifier topology with nested Gm-C compensation for low-voltage application" IEEE

* International Solid-State Circuits Conference, 1997 Digest of Technical Papers, 44th ISSCC February 6-8, 1997 pp 348-34

T Holt "Electronic Circuits Digital and Analog" John Wiley & Sons 1978 pp 423, 431, 436

U

EXAMINER	DATE	
MICHAEL B. SHINGLETON	3-8-2003	1

* A copy of this reference is not being furnished with this office action.
(See Manual of Patent Examining Procedure, section 707.05 (a).)